Heuristic Optimization of Supplementary Controller for VSC-HVDC/AC Interconnected Grids Considering PLL
نویسندگان
چکیده
منابع مشابه
Polynomial Method for PLL Controller Optimization†
The Phase-Locked Loop (PLL) is a key component of modern electronic communication and control systems. PLL is designed to extract signals from transmission channels. It plays an important role in systems where it is required to estimate the phase of a received signal, such as carrier tracking from global positioning system satellites. In order to robustly provide centimeter-level accuracy, it i...
متن کاملA Hybrid Reliability Evaluation Method for Meshed VSC-HVDC Grids
Haipeng Xie 1, Zhaohong Bie 1,*, Yanling Lin 1 and Chao Zheng 2 1 The State Key Laboratory of Electrical Insulation and Power Equipment, Xi’an Jiaotong University, Xi’an 710049, China; [email protected] (H.X.); [email protected] (Y.L.) 2 The Department of Research and Application of New Technology, China Electric Power Research Institution, Beijing 100192, China; zhengch@epri....
متن کاملOptimization of protein in supplementary feeds for pond raised cyprinids
Labeo rohita, Gibelion catla, Cirrhinus mrigala, Ctenopharyngodon idella and Hypophthalmichthys molitrix were grown together for 365 days in triplicate ponds. Six iso-caloric feeds having varying protein levels i.e. 22, 24, 26, 28, 30 and 32% were prepared and supplemented to fish at 2% fish weight daily. Significantly, higher final average weight (793 ± 197 g) and total length gain (398 ± 40 m...
متن کاملImprovement of Transient Stability of VSC HVDC System with Particle Swarm Optimization Based PI Controller
s : This paper proposes the improvement of power flow during transient condition of HVDC light using PI Controller. The Optimal design of PI controller for a HVDC light is a challenging task and time consuming using the conventional techniques. This work presents analysis of transient stability of HVDC link using PI controller, and the stability has been improved by optimized gains of PI contro...
متن کاملPareto Optimal Modeling for Efficient PLL Optimization
Simulation-based synthesis tools for analog circuits [1,2] face a problem extending their sizing/biasing methodology to larger block-level designs such as phase lock loops or converters: the time to fully evaluate (i.e., to fully simulate) each complete circuit solution candidate is prohibitive inside a numerical optimization loop. In this paper, we show how to circumvent this problem with a ca...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Electric Power Components and Systems
سال: 2016
ISSN: 1532-5008,1532-5016
DOI: 10.1080/15325008.2016.1232765